

A 64 Gb DDR4 STT MRAM using Timing Controlled Discharging reading scheme for 1Selector 1MTJ cross point cell of 0.001681 μm^2

A. Katayama^{1*}, K. Hatsuda¹, K. Hoya¹, R. Takizawa¹, F. Matsuoka¹, T. Yasuda¹,
T. Miyakawa¹, K. Senju¹, K. Okawa¹, Y. Furukawa¹, Y. Shimada¹, K. Kotake¹,
S. Hirokawa¹, M.C. Shin², D.K. Kim², T.H. Kim², K. Kim², H. Aikawa³, J. Song²,
T. Nagase³, S.M. Seo², S.G. Kim², J. Yi², and S.Y. Cha²

¹KIOXIA Corp., Yokohama, Japan

²SK hynix Inc., Icheon, Republic of Korea

³KOXIA Korea Corp., Seoul, Republic of Korea

Recent rapid demand for new applications such as A.I., database processing, big data processing, or real time applications enhances the development of Storage Class Memory (SCM) targeting high density, low latency and high reliability. Many devices for SCM such as Phase Change Memory (PCM), Resistive RAM (RRAM), Selector Only Memory (SOM) have been developed intensively. PCM has been already commercialized once and SOM as improved devices of PCM has been developed by many organizations recently.[1]. Meanwhile, STT-MRAM device also has widely commercialized for non-volatile memory such as eMRAM macro [2] or standalone MRAM chip [3], because of its low power consumption and fast write speed operation. In this paper, we demonstrate a new reading scheme "Timing Controlled Discharging" combined with "Local capacitance mode" to realize high density cross point STT-MRAM targeting SCM as well as high density 64Gb STT-MRAM with 20.5nm HP 1S1M cell (0.001681 μm^2)[4-6] . For the first time, we demonstrate reliable read/write operation in 1S1M cell arrays.

Fig.1 shows cross point architecture of realizing the high density MRAM. This cross sectional view shows the cross point array which consists of MTJ and selector elements and also Peripheral Under Cell (PUC) structure of this work. This cross point array realizes the world's smallest 4F² cell by connecting MTJ and selector in series and peripheral circuits such as switches, read/write circuits and other logics are placed in PUC. Cell array size can be expanded at 4k Word lines (WL) and 2k Bit lines (BL) by optimizing PUC layout topology.

Fig.2 shows a novel design technique for reading called "Timing Controlled Discharging" reading (TCDR) scheme in this work. In most of the reported MRAMs, a cell signal is detected by applying a constant current (CC) or a constant voltage (CV) to a cell. However, conventional reading schemes have several severe issues such as inducing read disturbance and unstable reading due to using selector in cross point architecture.

Our new proposed reading scheme enables to suppress read disturbance and realize a stable reading by discharging pre-charged charges at BL to WL through cell without applying the CC and CV as shown Fig. 2. This scheme can also eliminate the constraint of selector's properties such as Ihold and cell size scaling. Furthermore, by combining the "Local capacitance mode" that makes parasitic capacitance reduced, reliable read/write operation in 1S1M cell arrays is achieved for the first time.

References

- [1] J. Lee et al., "Enhancing Se-based Selector-only Memory with Ultra-fast Write Speed (~ 10 ns) and Superior Retention Characteristics (> 10 years at RT) via Material Design and UV Treatment Engineering", IEDM, 21-6, 2023
- [2] P. H. Lee et al., "A 16nm 32Mb Embedded STT MRAM with a 6ns Read Access Time, a 1M Cycle Write Endurance, 20 Year Retention at 150C and MTJ OTP Solutions for Magnetic Immunity", ISSCC, pp. 494-496, 2023
- [3] K. Rho et al., "A 4Gb LPDDR2 STT MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture", 2017 ISSCC, pp. 396-397, 2017
- [4] S.M. Seo et al., "First demonstration of full integration and characterization of 4F² 1S1M cells with 45nm of pitch and 20 nm of MTJ size", IEDM Tech. Digest, pp 218-221, 2022.
- [5] H. Aikawa et al., "Reliable memory operation with low read disturb rate in the world smallest 1Selector-1MTJ cell for 64 Gb cross-point MRAM", IEDM, 10-1, 2024
- [6] K. Hatsuda et al., "A 64Gb DDR4 STT-MRAM Using a Time-Controlled Discharge-Reading Scheme for a 0.001681 μm^2 1T-1MTJ Cross-Point Cell", 2025 ISSCC, pp. 514-516, 2025

* Corresponding author: email: akira4.katayama@kioxia.com




Fig. 1: Cross-sectional TEM image and core architecture for cell array and peripheral under cells.^[6] ©2025 IEEE




Fig. 2: The operating for the proposed read scheme, and the simulation waveforms of the proposed reading scheme.^[6] ©2025 IEEE